Sigrity ™ PowerDC ™

web contents banner 14

PowerDC Sigrity ™ PowerDC ™

Sigrity ™ PowerDC ™은 오늘날의 저전압, 고전류 PCB 및 IC package design에 대한 포괄적인 DC analysis를 제공합니다. PowerDC는 IC package와 PCB design에서의 electrical/thermal co-simulation을 통해 정밀도를 최대화한 효율적인 DC sign-off solution입니다. IR drop이나 current hot-spot을 신속히 찾아낼 수 있으며 최적의 remote sense 위치를 자동적으로 찾아냅니다.

  • :: Key Benefits
    • Easy-to-deploy workflow that is ideal for occasional users and experts alike
    • The industry’s only electrical/thermal co-simulation environment to enable rapid assessment of the thresholds for both with unparalleled accuracy
    • Fastest available DC and thermal runtimes, even for large designs that include both package and PCB data
    • Comprehensive, easy-to-confirm DC and thermal design-rule validation
    • Patented automation to pinpoint the best remote sense line location, providing results 10-20% better than alternative reasonable locations
    • Highly accurate, even for complex designs with multiple voltage domains and complex plane structures
    • Comprehensive support for multi-structure designs including stacked die, multiple boards, and all popular package types
    • Optimized for flows with Cadence SiP Layout, Allegro Package Designer, and Allegro PCB Designer
    • Readily used in Mentor, Zuken, and Altium flows, accepting a mix of CAD databases where needed for multi-structure design support
  • :: Major Features
    • Pinpoints IR drop and voltage distribution issues
    • Automatically identifies preferred voltage regulator module (VRM) sense line locations
    • Locates current hotspots that can lead to reliability problems
    • Identifies difficult-to-locate highly resistive routing neck-downs and finds the one via among thousands that will fail under stress
    • Co-simulates electrical and thermal performance to identify interrelated voltage and temperature impacts
    • Determines if it is possible to reduce plane layers without adding DC or thermal reliability risk
    • Assesses multi-structure PCB and package designs along with chip-level information
    • Considers what-if improvement options with a unique block-diagram results view, a range of visualization options,and interactive geometry editing